IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

LARRY ZHAO JEREMY MARTIN HARTMUT RUELKE

Serial No.: 10/717,122

Filed: November 19, 2003

For: DIELECTRIC BARRIER LAYER FOR A COPPER MET ALLIZATION LAYER HAVING A VARYING SILICON CONCENTRATION ALONG ITS

THICKNESS

Confirmation No.: 7303

Examiner: Alexander G. Ghyka

Group Art Unit: 2812

Att'y Docket: 2000.106900/DE0130

Customer No.: 23720

DECLARATION UNDER 37 C.F.R. § 1.131 OF WALTER KUFNER

- 1. My name is Walter Kufner. I work at the firm of Grunecker, Kinkeldey Stockmair & Schwanhausser. I have personal knowledge of the facts stated herein.
- 2. I am the person within Grunecker, Kinkeldey Stockmair & Schwanhausser that prepared and filed German application Serial No. 103 03 925.2, entitled "A Dielectric Barrier Layer for a Copper Metallization Layer Having a Varying Silicon Concentration Along Its Thickness."
- 3. On or about August 27, 2001, I received a request from AMD's legal department to prepare a German patent application for the invention described in invention disclosure form number DE0130. The invention disclosure form is signed by Larry Zhao, Jeremy Martin and Hartmut Ruelke, and it is dated by the inventors on April 4 and April 19, 2001.
- 4. I reviewed the invention disclosure form number DE0130 and discussed the invention described therein with the inventors identified thereon, Larry Zhao, Jeremy Martin and

Hartmut Ruelke, and began preparing the patent application for the invention described in the invention disclosure form DE0130.

- 5. On January 28, 2003, I sent an initial draft of the German application to the inventors for review.
- 6. At some time thereafter, I received comments from the inventors regarding the initial draft application. To the extent necessary, I revised the application.
- I filed the German application on January 31, 2003, with the German Patent
 Office. The German application was assigned Serial No. 103 03 925.2.
- 8. I understand that willful false statements and the like so made are punishable by fine or imprisonment, or both, and may jeopardize the validity of the application or any patent issuing thereon.
 - 9. I declare under penalty of perjury that the foregoing is true and correct.

Date: 19.11 2007

Walter Kufner




9689
Division: TDG_Directorate: ALT_Dept #: 7976_Dept : ALT_Manager:_Steve Zika_
Residence address: 9110 Sommerland Way, Austin, TX 78749
Post Office address: 9110 Sommerland Way, Austin, TX 78749
Co- Inventor's signature: $\frac{4/9}{0}$
Inventor's printed full name: Jeromy Mattin Citizenship: USA
Employee #: 24825 Extension: (512) 933-6386 Mail stop:K-10 Home telephone: (512) 441-2717
Division:_TDG Directorate:_APD Dept #:_7977_ Dept :_Alliance BEOL Process Development_
Manager:_John Iacoponi_
Residence address: 1508 Juliet Street, Austin TX 78704_
Post Office address:_ 1508 Juliet Street, Austin TX 78704_
Co-Inventor's signature: Holm Relle date: 04/14/0
Co-inventor's printed full name! Hartmut Ruelke_ Citizenship:Germany
Employee #: 200018 _ Extension: 8-2624 Mail stop: _E 32-TF Home telephone: (+49) 351 880 8047
Division: F30 OP Directorate: Operations Dept #: 7054 Dept : Thin Films
Manager:_J. Crowley
Residence address: Warnemuender Str. 7 01109 Dresden, Germany
Post Office address: Warnemuender Str. 7 01109 Dresden, Germany
List on additional sheet if there are more co-inventors and list total number of inventors here:3_
Name(s) of attorney(s) preferred by inventor(s) to prepare patent application, if known:
John Hankins @ McDermott, Will and Emery.
·

Witness 1 initial: One Witness 2 initial: 2710 **AMD**I CONFIDENTIAL bi-layer PEN IDF-rev2.doc DB 7/31/95 printed 4/9/01 1:46 PM. page rev 11/25/96 Page 1

AMD INVENTION DISCLOSURE	TLD ID#Sunnyvale x42110, return to MS68,	Rec'd date Texas x55964 return to M8562
Identify known relevant art (patents, publications, prone.	products):	

State the problem solved by this invention:

The current Copper damascene technology has metal-via integration as shown in the following schematic. A lower level metal (called M1 in this disclosure) is connected to an upper level metal (called M2 in this disclosure) through a via (called V1). The metal lines are composed of Copper that is enclosed on all sides by other materials. At the bottom and sides of Copper lines a thin barrier of a different metal such as Tantalum is used. On the top of the Copper lines a dielectric barrier such as silicon nitride (SiN) is used. These barriers are required to serve two critical functions. First, they prevent copper from diffusing through the dielectric material leading to a degradation of the insulating properties of the dielectric and otherwise interfering with the performance of the device. And second, they form a high quality interface with the copper to enhance the electromigration (EM) performance of the Copper line. The present disclosure pertains to the dielectric barrier layer, and particularly to silicon nitride barriers. The present disclosure involves two different deposition processes for SiN, one a more Silicon rich than the other. In this disclosure the Silicon rich SiN will be designated SR-SiN and the other standard SiN film will be designated N-SiN.



EM is a diffusion phenomenon under the influence of electric field. In the Copper damascene structure, Copper diffuses in the direction of flowing electrons, which will eventually produce EM voids in the Copper interconnects and causes device failure. The EM voids typically originate at the Cu/SiN interface, which is one of the most important diffusion paths in Copper damascene structure. Our experiments have shown that the interface of Cu and N-SiN results in better EM performance than Cu and SR-SiN.

It is important for the SiN to function as a Cu diffusion barrier, in that it must prevent Cu from migrating through the barrier to other dielectric layers. At the same time, as backend dimensions scale smaller, there is a need to reduce the capacitive coupling between metal lines. This requires reducing the overall dielectric constant of the dielectric films used in the backend. SiN has a relatively high dielectric constant of approximately 7 versus 2-4 for low k dielectric films. In order to limit the negative consequences of SiN on the capacitive coupling, it is desirable to use a very thin layer. However, thinning the SiN compromises its diffusion barrier properties. Thus it is necessary to improve the Cu diffusion barrier properties of the SiN film in order to allow it be scaled thinner without causing increased Cu diffusion. Our experiments have shown that SR-SiN is a far superior Cu diffusion barrier to N-SiN, even when comparing a SR-SiN film to an N-SiN film 67% thicker. So the problem is that we need to optimize both EM and Cu diffusion barrier performance, and our experiments suggest that different films are required to accomplish each of these goals.

Witness 1 initial:	Witness 2 initia	1: ETR	
bi-layer PEN IDF-rev2.doc DB 7/31/95 printed 4/9/01 1:46 PM.	page rev 11/25/96	AMDA CONFIDENTIAL	 Page 2

AMD INVENTION DISCLO

TLD ID#_

Rec'd date

Sunnyvale x42110, return to MS68,

Texas x55964 return to MS562

Brief description and/or sketch of invention (please attach copies of AMD patent notebook pages, reports or drawings):

In this disclosure, we propose to optimize reliability performance in terms of both EM and dielectric breakdown by using a new nitride integration. We propose to deposit a thin N-SiN layer (20 - 100 A) first and then a thicker (200 - 700 A) SR-SiN layer on top of that. We propose the thickness of N-SiN is about 50A. But the exact thickness of this first layer will depend upon the specific tools and circumstances used in the actual implantation of the invention. What is required is that the N-SiN form a high quality interface with Cu to enhance EM performance.

The deposition of the first SiN layer (N-SIN type film) could be preceded by a plasma treatment of the Cu to remove Cu oxide, such as a reducing treatment such as NH3 and or H2 diluted as needed in N2 or other inert gasses. This will further enhance the electromigration properties of the Cu-SiN interface.

The deposition of the second SiN layer (SR-SiN type film) can be done as an in-situ PE-CVD deposition without a vacuum break. So for example, following the deposition step of the N-SiN film, the RF power would be turned off, the gas flows and other process parameters readjusted to those appropriate for the SR-SiN deposition, and then the RF power restored at an appropriate level to initiate deposition of the SR-SiN.

It may also be possible to transitions the gas flows, RF power levels and other process parameters without turning off the power and ceasing the deposition. In this case the two films would be graded with a finite transition region, rather than an abrupt interface.

In this integration scheme, the Cu/SiN interface will be formed with the N-SiN, while the bulk of the SiN will be composed of the SR-SiN film. Therefore, EM performance will not be compromised since it strongly depends on the Cu/nitride interface property. At same time, the majority of the capping layer is UT PEN. This will still provide excellent resistance to copper diffusion.

Attached are process recipes of the single SiN recipes for 1.) N-SiN and 2.) SR-SiN and 3.) the newly developed integrated two step SiN deposition of the present invention disclosure.

Witness 1 initial:	Witness 2 initial	: 5TR	
bi-layer PEN IDF-rev2.doc DB 7/31/95 printed 4/9/01 1:46 PM.	. page rev 11/25/96	AMD CONFIDENTIAL	Page 3

AMD INVENTION DISCLOSURE	TLD ID#Sunnyvale_x42110, return to MS68,	Rec'd date Texas x55964 return to MS562
Patent notebook #Page numbers	Numbe	r of drawings

Witness I initial: ______ Witness 2 initial: _______
bi-layer PEN IDF-rev2.doc DB 7/31/95 printed 499/01 1:46 PM. page rev 11/25/96 AMDA CONFIDENTIAL Page 4

AMD INTERITOR DICCI	OCUDE			
AMD INVENTION DISCI	JUSUKE	TLD ID#	1404	Rec'd date
		Sunnyvale x42110, return to	M30	s, 1exas x55904 return to M5562
Advantages (check all that apply):				
avoids existing patent(s)	improves	precision		simplifies manufacturing
X new function	improves	accuracy		improves wear characteristic
X improves density	improves	efficiency		improves signal to noise ratio
increases operating speed	fewer con	aponent parts		
improves reliability	reduces co	ost of manufacturing		
Discussion of advantage of the invention over other solutions: This invention is a new approach to easily optimize the reliability of Cu interconnects in terms of EM and dielectric breakdown. Additionally, this is done with little or no cost in terms of tool throughput.				
First written description* of inventio	n, date:	First external disc	closi	re to (name):
Date of first drawing*:		Date of first exter		·····
Date invention first reduced to practi	ce:	External disclosu		
Made by (name):				ire or use by: presentation,
Tested by (name):			-	mple , sale , other
Date of first computer simulation:				are Agreement*, if any:
Date of first successful test:		Date of first publ		
any of above occurred outside of US.	A 🗍	Publication name	:	
* attach copy if possible Date of first commercial use:			cial use:	
Does plan exist to publish, disclose of	or sell? If so, w	here and when?		
Was invention conceived, constructe			ce u	nder a development contract with
another company: No , Yes	. If yes, con	mpany name		
If yes, name of AMD business contact	et and contract	no		
Was invention jointly developed with	n participation	of inventors from outs	ide .	AMD: No, Yes
If yes, Company name				
[
I have read and understood this di	sciosure and i	read and signed each	pag	e of the attachments:
Witness 1 signature:	m. Esen			Date: 4/9/01
Printed name: Christine M. Esber Employee #: 80905				
07100				
	Vitness 2 signature: Date: 4/9/01			
Printed name: E. Jode Kyan Employee #: 68707				
After completing to this po	oint, deliver to	department reviewer:	dat	e delivered
Witness 1 initial:	_ Witness 2 in	nitial: ER		

AMD CONFIDENTIAL

bi-layer PEN IDF-rev2.doc DB 7/31/95 printed 4/9/01 1:46 PM. page rev 11/25/96

Page 5

AMD INVENTION DISCLOSURE	TLD ID# Rec'd date Sunnyvale x42110, return to MS68, Texas x55964 return to MS562
DISCLOSURE EVALUATION (Entries from this po	
Does this invention add value to the AMD intellectu Explain:	al property portfolio? Yes No 🗌,
Do you know of any relevant art? Yes , No	If yes, attach a copy and explain:
What application(s) do you foresee for this invention advanced as BFel federals sy	?
it is , is not recommended to be held	Fascines". for U.S. patent application filing, AMD for foreign patent application filing,
Filing foreign patent applications is costly. We should choose ALL CONDITIONS BELOW MUST APPLY IN ORDER TO Invention is High-Valued (A, B)*, and Invention is in our technology path (usage), and Invention usage is detectable by inspection of product, and Invention is relatively hard to design around, and Competitor is operating in the country of interest. (see call	to do it only when conditions warrant. INITIATE A FOREIGN FILING:
I recommend filing patent applications in foreign co	ountries checked below: U.K. Germany Germany
Reviewer's signature:	Employee #: 261643 Date: 66-07-01
Reviewer's printed name: M. RAAR	If foreign filing is checked, route to <i>Div. VP</i> for signature.
VP or Designate approves foreign filing (signature)_	
Reviewer: Complete this page and send (all) disclosures to T	LD, including those not recommended for patent application filing.

Nitride Recipes

1.) N-SiN 150 A

Process steps:

1. Set-up

$$t = 25 \text{ sec}$$
; $P = 4.8 \text{ Torr}$; $T = 400 \text{ C}$

SiH4 = 150 sccm; NH3 = 260 sccm; N2 = 8600 sccm

2. Deposition

$$t = 3 \text{ sec}$$
; $P = 4.8 \text{ Torr}$; $T = 400 \text{ C}$; $RF = 520 \text{ Watt}$ $SiH4 = 150 \text{ secm}$; $NH3 = 260 \text{ secm}$; $N2 = 8600 \text{ secm}$

3. Purge

$$t = 10 \text{ sec}$$
; $T = 400 \text{ C}$

N2 = 8600 sccm

- 4. Pump
 - t = 15 sec, no gas

2. SR-SiN 300 A

Process steps:

1. Set-up

$$t = 15 \text{ sec}$$
; $P = 4.6 \text{ Torr}$; $T = 400 \text{ C}$

$$SiH4 = 220 \text{ sccm}$$
; $NH3 = 50 \text{ sccm}$; $N2 = 7500 \text{ sccm}$

2. Deposition

$$t = 6.5 \text{ sec}$$
; $P = 4.6 \text{ Torr}$; $T = 400 \text{ C}$; $RF = 480 \text{ Watt}$ $SiH4 = 220 \text{ sccm}$; $NH3 = 50 \text{ sccm}$; $N2 = 7500 \text{ sccm}$

3. Purge

$$t = 10 \text{ sec}$$
; $T = 400 \text{ C}$

$$N2 = 7500 \text{ sccm}$$

4. Pump

$$t = 15 \text{ sec}$$
, no gas

3.) New integrated SiN (N-SiN + SR-SiN)

Process steps:

17.50

1. Set-up

$$t = 25 \text{ sec}$$
; $P = 4.8 \text{ Torr}$; $T = 400 \text{ C}$
SiH4 = 150 sccm; NH3 = 260 sccm; N2 = 8600 sccm

2. Deposition

$$t = 1.5 \text{ sec}$$
; $P = 4.8 \text{ Torr}$; $T = 400 \text{ C}$; $RF = 520 \text{ Watt}$ $SiH4 = 150 \text{ secm}$; $NH3 = 260 \text{ secm}$; $N2 = 8600 \text{ secm}$

3. Transition

4. Deposition

$$t = 6.5 \text{ sec}$$
; $P = 4.6 \text{ Torr}$; $T = 400 \text{ C}$; $RF = 480 \text{ Watt}$ $SiH4 = 220 \text{ secm}$; $NH3 = 50 \text{ secm}$; $N2 = 7500 \text{ secm}$

5. Purge

$$t = 10 \text{ sec}$$
; $T = 400 \text{ C}$

$$N2 = 8600 \text{ sccm}$$

6. Pump

$$t = 15 \text{ sec}$$
, no gas